
一种大电流DDR终端线性稳压器的设计*
Design of a High-current DDR Terminal Linear Regulator
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |