
一个转换时间280 ns的10 bit两级流水线式循环ADC设计
Design of a 10 bit 280 ns Conversion Time Two-stage Pipelined Cyclic ADC
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |