
高压GGNMOS器件结构及工艺对ESD防护特性的影响
Effect of Layout and Process on ESD Characteristics of High‑voltage GGNMOS
{{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
〈 |
|
〉 |